BIRZEIT UNIVERSITY

# Faculty of Engineering and Technology <br> Department of Electrical and Computer Engineering 

ENCS 211

## Digital Electronics and Computer Organization Lab

## Experiment 1

## Combinational Logic Circuits

## OBJECTIVES

1. To become familiar with AND, OR, NOT, NAND, NOR, XOR operations and their implementation.
2. To construct NOT, AND, OR and XOR gates using NAND gates.
3. To become familiar with concept of Truth table.
4. To implement different Boolean function using NAND gate only.
5. To learn techniques of solution of logic design problems.
6. To become familiar with minimization techniques and with use of Karnaugh maps.
7. To construct AOI gate with basic gates.
8. To become familiar with breadboards and connecting and testing an IC.

## EQUIPMENT REQUIRED

1. KL-22001 Basic Electricity Circuit Lab
2. KL-26001 Combinational Logic Circuit Experiment Module (1)
3. Breadboard
4. IC 7400 (2-input NAND)

## LABORATORY REGULATIONS AND SAFETY RULES

The following Regulations and Safety Rules must be observed in the laboratory:

1. It is the duty of all concerned who use any electrical laboratory to take all reasonable steps to safeguard the HEALTH and SAFETY of themselves and all other users and visitors.
2. Be sure that all equipment is properly working before using them for laboratory exercises. Any defective equipment must be reported immediately to the Lab. Instructors or Lab. Technical Staff.
3. Students are allowed to use only the equipment provided in the experiment manual or equipment used for senior project laboratory.
4. Power supply terminals connected to any circuit are only energized with the presence of the Instructor or Lab. Staff.
5. Students should keep a safe distance from the circuit breakers, electric circuits or any moving parts during the experiment.
6. Avoid any part of your body to be connected to the energized circuit and ground.
7. Switch off the equipment and disconnect the power supplies from the circuit before leaving the laboratory.
8. Observe cleanliness and proper laboratory housekeeping of the equipment and other related accessories.
9. Double check your circuit connections before switching "ON" the power supply.
10. Make sure that the last connection to be made in your circuit is the power supply and first thing to be disconnected is also the power supply.
11. Equipment should not be removed, transferred to any location without permission from the laboratory staff.
12. Software installation in any computer laboratory is not allowed without the permission from the Laboratory Staff.
13. Computer games are strictly prohibited in the computer laboratory.
14. Students are not allowed to use any equipment without proper orientation and actual hands on equipment operation.
15. Smoking and drinking in the laboratory are not permitted.

## PRE-LAB

1. Review how the breadboard works and the way components, including chips are connected to the breadboard. You can watch the following videos for that:
https://www.youtube.com/watch?v=gwcVr5VfXwA
2. Learn how to identify the pins of a chip. You may find the following presentation useful:
https://www.youtube.com/watch?v=Y9vsZTpnDDI

## PROCEDURE

1. Set the KL-26001 Module on the KL-22001 Basic Electricity Circuit Lab, and locate block c. U2 of Fig. 1-1-2(a) will be used to construct a NOT gate as shown in Fig. 1-1-2(b). Apply +5VDC from the Fixed Power on KL-22001 Lab to KL-26001 Module.


(b) Equivalent to a NOT gate

Fig. 1-1-2 NOR gate used as NOT gate
Connect inputs A3, A4 to Data Switches SW0, SW1 and the output F2 to Logic Indicator L1. Set SW0 to "0" and observe states of F1 at SW1 ="0" and SW1 ="1".

When SW1="0". F2= $\qquad$
When SW1="1", F2= $\qquad$
Does the circuit operate as a NOT gate?

Complete the connections by referring to the wiring diagram in Fig.1-1-3(a) and the circuit in Fig. 1-1-3(b). This connects A3 and A4 together (A3=A4), Connect A3 to Data Switch SWO and the output F2 to Logic Indicator L1.

When SW0="0", F2= $\qquad$
When SW0="1", F2= $\qquad$
Does the circuit operate as a NOT gate?

(a) Wiring diagram (KL-26001 block c)

(b) Equivalent to a NOT gate

Fig. 1-1-3 NOR gate used as NOT gate
Complete the connections by referring to the wiring diagram in Fig. 1-1-4(a) and the circuit in Fig. 1-1-4(b). Connect A3 to Data Switch SW0 and the output F4 to Logic Indicator L1.
When SW0 = "0", F4 = $\qquad$
When SW0= "1", F4 = $\qquad$
Does the circuit operate as a buffer?

(a) Wiring diagram(KL-26001 block c)

(b) Equivalent to a buffer Fig.

1-1-4 NOR gate used as a buffer
5. Complete the connections by referring to the wiring diagram in Fig. 1-1-5(a) and the circuit in Fig. 1-1-5(b). Connect inputs A3 to SW0, A4 to SW1; and output F4 to Logic Indicator L1.

(a) Wiring diagram (KL-26001 block c)

(b) Equivalent to an OR gate

Fig. 1-1-5 NOR gate used as an OR gate
6. Follow the input sequences and record the output states in Table 1-1-1.

| SWO(A3) | SW1 (A4) | F4 |
| :---: | :---: | :---: |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |

Table 1-1-1

## 1-2 NAND Gate Circuit

The symbol of a NAND gate is shown in Fig. 1-4. The Boolean expression for a NAND gate is $F=(A B)^{\prime}$; in De Morgan's theorem, (AB)' = $A^{\prime}+B^{\prime}$.
When $A=B, F=(A B)^{\prime}=A^{\prime}$. When $B=1, F=(A B)^{\prime}=(A \cdot 1)^{\prime}=A^{\prime}$. Like the NOR, gates, NAND gates can be used to construct just about any basic logic gates. We will attempt to construct various basic gates in this experiment by connecting NAND gates in different ways.


Fig. 1-2-1 Symbol of NAND gate

1. Set the KL-26001 Module on the KL-22001 Basic Electricity Circuit Lab, and locate block b. Insert the bridging plug shown in Fig. 1-2-2(a), using U2 to construct the NOT gate shown in the left-hand side of Fig. 1-2-2(b). Apply +5VDC from the Fixed Power on KL-22001 Lab to KL-26001 Module.


Fig. 1-2-2 NOT gate constructed with NAND gate
2. Connect inputA to Data SW1 and output F2 to Logic Indicator

L1. Observe and record the output states.
When SW1 ="0", F2 = $\qquad$
When SW1 ="1", F2 = $\qquad$

Does the circuit act as a NOT gate?
3. Remove the bridging plug between A and A . Connect input A 1 to +5 V ("1") to create the NOT gate shown in the right-hand side of Fig. 1-2-2(b). Remain other connections unchanged. Observe the output states.

When SW1="0", F2 = $\qquad$
When SW1="1", F2 = $\qquad$
Does the circuit act as a NOT gate?
4. Complete the connections by referring to the wiring diagram in Fig. 1-2-3(a) and the circuit in Fig. 1-2-3(b). Connect A to SW1, A1 to SW2 and F4 to L1.

(a) Wiring diagram (KL-26001 block b)

(b) Equivalent to an AND gate

Fig. 1-2-3 AND gate constructed with NAND gates
5. Follow the input sequences and record the outputs in Table 1-2-1. Does the circuit act as an AND gate?

| SW2(A1) | SW1(A) | F4 |
| :---: | :---: | :---: |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |

Table 1-2-1
6. Complete the connections by referring to the wiring diagram in Fig. 1-2-4(a) and the circuit in Fig. 1-2-4(b). Connect A to SW1; D to SW2, and F4 to L1.

(a) Wring diagram (KL-26001 block b)

(b) Equivalent to an OR gate

Fig 1-2-4 OR gate constructed with NAND gates
7. Follow the input sequences in Table 1-2-2 and record the outputs.

Does the circuit act as an OR gate $(\mathrm{F}=\mathrm{A}+\mathrm{B})$ ?

| SW2(D) | SW1(A) | F4 |
| :---: | :---: | :---: |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |

Table 1-2-2

## 1-3 XOR Gate Circuit

The symbol of an XOR gate is shown in Fig. 1-3-1. The output $F$ is equal to $A^{\oplus} \mid B=A^{\prime} B+A B^{\prime}$. XOR gates can be constructed using NOT, OR, AND, NOR or NAND gates or by using four NAND gates, as shown in Fig. 1-3-2 (a) and (b).


Fig. 1-3-1 Symbol of XOR gate

(a) Constructed with basic gates

(b) Constructed with NAND gates

Fig. 1-3-2 XOR gate circuits
Since $F=A^{\prime} B+A B^{\prime}$, when $B=0, F=A^{\prime} \cdot 0+A \cdot 0^{\prime}=A \cdot 1=1$ and the circuit act as buffer. When $B=1, F=A^{\prime} \cdot 1+A \cdot 1^{\prime}=A^{\prime} \cdot 1=A^{\prime}$, the circuit act as an inverter. In other words, the input state of an XOR gate determines whether it will act as a buffer or an inverter. In this experiment, we will use basic logic gates to construct XOR gates and study the relationship between the inputs and outputs.

## PROCEDURE

## A. Constructing XOR Gate with NAND Gates

1. Set the KL-26001 Module on the KL-22001 Basic Electricity Circuit Lab, and locate block $b$. Complete the connections by referring to the wiring diagram in Fig. 1-3-3(a) and the circuit in Fig. 1-3-3(b). Connect inputs A to SW1, D to SW2; outputs F1 to L1, F2 to L2; F3 to L3 and F4 to L4. Apply +5VDC from the Fixed Power to KL-26001 Module.

(a) Wiring diagram (KL-26001 block b)


Fig.1-3-3 XOR gate constructed with NAND gates
2. Follow the input sequences for $A$ and 0 in Table 1-3-1 and record the outputs.

| SW2(D) | SW1(A) | F1 F2 F3 F4 |
| :---: | :---: | :---: |
| $\mathbf{0}$ | $\mathbf{0}$ |  |
| $\mathbf{0}$ | $\mathbf{1}$ |  |
| $\mathbf{1}$ | $\mathbf{0}$ |  |
| $\mathbf{1}$ | $\mathbf{1}$ |  |

Table 1-3-1

## B. Constructing XOR Gate with Basic Gates

1. Set the KL-26001 Module on the KL-22001 Basic Electricity Circuit Lab, and locate block a. Complete the connections by referring to the wiring diagram in Fig. 1-3-4(a) and the circuit in Fig. 1-3-4(b). Apply +5VDC from the Fixed Power on KL-22001 Lab to KL-26001 Module.
2. Connect inputs A, B to SW1, SW2; outputs F1. F2. F3 to L1. L2. L3.

(a) Wiring diagram (KL-26001 block a)


Fig.1-3-4 XOR gale constructed with basic gates
3. Follow the input sequences for $A$ and $B$ in Table 1-3~2 and record the outputs.

| SW2(B) | SW1 (A) | F1F2 | F3 |
| :---: | :---: | :--- | :--- |
| $\mathbf{0}$ | $\mathbf{0}$ |  |  |
| $\mathbf{0}$ | $\mathbf{1}$ |  |  |
| $\mathbf{1}$ | $\mathbf{0}$ |  |  |
| $\mathbf{1}$ | $\mathbf{1}$ |  |  |

Table 1-3-2

## 1-4 AOI Gate Circuits

AND-OR-INVERTER (AOI) gates consist of two AND gates, one OR gate and one INVERTER (NOT) gate. The symbol of an AOI gate is shown in Fig. 1-4-1. The Boolean expression for the output $F$ is:

$$
\begin{equation*}
F=(A B+C D)^{\prime} \tag{1}
\end{equation*}
$$



Fig. 1-4-1 AOI gate
By De Morgan's theorem, Eq. (1) can be converted to:
$\mathrm{F}=\left(\mathrm{A}^{\prime}+\mathrm{B}^{\prime}\right)\left(\mathrm{C}^{\prime}+\mathrm{D}^{\prime}\right)$
(2)

Eq. (1) is also referred to as "Sum of Products".

Eq. (2) is also referred to as "Product of Sums".
Basically, the A-Q-I gate is a "Sum of Products" logic combination.

## PROCEDURE

1. Set the KL-26001 Module on the KL-22001 Basic Electricity Circuit Lab, and locate block a. The circuits in Fig. 1-4-2 include the actual AOI circuit and the equivalent circuit.

(b) Actual circuit

(c) Equivalent circuit

Fig. 1-4-2 AOI circuit
2. Connect inputs A, A1, B, B1 to Data Switches SW0, SW1, SW2, SW3 respectively. Connect outputs F3, F4 to Logic Indicators L1, and L2. Apply +5 VDC from the Fixed Power on KL-22001 Lab to KL-26001 Module.
3. Set B.B1 to " 0 ", follow the input sequences for $A$ and $A 1$ in Table 1-4-1 and record the outputs.
B. $B 1=0$

| A1 | A | F3 F4 |
| :---: | :---: | :---: |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |

Table 1-4-1
Does F3 act as an AND function (F3=A.A1)?
4. Does F 3 act as an AND function ( $\mathrm{F} 3=\mathrm{A} . \mathrm{A} 1$ ) when $\mathrm{B} . \mathrm{B} 1 \neq 0$ ?
5. When $A-A 1=0$, follow the input sequences for Band B1 in Table 1-4-2 and record the outputs.

$$
A 1-A=0
$$

| B1 | B | F3 F4 |
| :---: | :---: | :---: |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |

Table 1-4-2
Does F3 act as an AND function (F3=B.B1)?
6. Does F3 act as an AND function (F3=B.B1) when A.A1 $\neq 0$ ?
7. Does F 3 implement the function $\mathrm{F} 3=\mathrm{A} \cdot \mathrm{A} 1+\mathrm{B} \cdot \mathrm{B} 1$ ?

### 1.5 Logic problem

1. A given logic system is shown in Fig. 1-5-1; output of the system $F$ is in"1"state in each of the following condition
$C$ and $D$ are in the " 1 " state.
$A, B$ and $D$ are in the " 1 " state, $C$ is in " 0 " state.
$B$ and $D$ are in the " 1 " state $A$ and $C$ are in " 0 " state.
$C$ and $B$ are in the " 1 " state $A$ and $D$ are in " 0 " state.
$C$ is in the " 1 " state $A, B$ and $D$ are in the " 0 " state. Complete the truth table of
the above logic system.


Fig. 1-5-1 Block diagram
2. Write the Boolean equation as canonical sum.
3. Minimize the expression that you obtained using laws of Boolean algebra. Write dawn reduced equation.
4. Draw the Karnaugh map of logic problem and indicate columns and rows circle the sub-cubes and write down the equation that you obtained is the equation identical to the one that you obtained in paragraph C.
5. Implements the reduced expression that you obtained in the previous paragraph using NAND gates only.

### 1.6 Breadboard

Figure 1-6-1 shows the 7400 IC and its pin assignment.


Fig. 1-6-1:
In this task you are to verify the operations of the 7400 IC.

1. Place the 7400 IC on the breadboard in such a way that its pins are not short-circuited. Make sure power is off while you place the IC and wires.
2. Connect GND and +5 V for the IC. Connect the gate inputs to the dip switches and the gate output to any LED. Determine the output for each possible input combination and compare your results with the expected Truth Tables.
3. Verify the function of the 7400 (2-input NAND) chip by observing how the output changes in response to input changes.

6a. how does the gate act if one of its two input is held at " 1 "?
6b. how does the gate act if its two input are connected together?
4. Repeat the same verification steps for all the NAND gates on the IC.

## Post-lab:

Please solve the following problems. If a report is required, include the solutions in the report. Otherwise, submit the solutions separately.

1. Draw the logic diagram showing the implementation of the following Boolean equation using "AND" gates $F=A B$ (CA).
2. Draw the logic diagram of the following Boolean equations
a. $F 2=(A+B)(C D+A)$
b. $F 3=(A B C+D) C$
3. Implement the OR operation using AND, NOT gate.
4. Implement the AND gate using OR, NOT gate. Draw the logic diagram used in both cases and write Boolean equation.
5. Prove that the equality operation $\mathrm{FI}=A B+A^{\prime} \mathrm{B}^{\prime}$ is the inverse of exclusive OR operation $\mathrm{F} 2=A B^{\prime}+A^{\prime} \mathrm{B}$ (use Demorgarn's theorem).
6. Suggest a logic diagram which will give a NAND gate with four inputs using two input NAND gates, Implement suggested network.
7. Show how is it possible to reduce Boolean expressions by means of karnaugh map
F1 = A'BCD + ABCD' + A'BCD' + ABCD'
F2 = A'B'C'D' + AB'CD' + A'B'CD' + A'BC'D'
Implement the minimal expressions using NAND gates.
